This paper presents the design of a CIC filters based on a low-pass filter for reducing the sampling rate, also known as decimation process. The targeted application for the filter is in the analog to digital conversion (ADC).The CIC is chosen because of its attractive property of both low power and complexity since it dose not required multipliers. Simulink toolbox available in Matlab software is used to design and simulate the functionality of the CIC filter. This paper also shows how sample frequency is decreased by CIC filter and it can be used to give enough stop-band attenuation to prevent aliasing after decimation.
I. INTRODUCTION
Sigma delta (∑Δ) modulator is an over sampled modulation technique which provides high resolution sample output in contrast to the standard Nyquist sampling technique.
However at the output, the sampling process is needed in order to bring down the high sampling frequency. The CIC filter is a preferred technique for this purpose. Additionally the CIC filter does not require storage for filter coefficients and multipliers as all coefficients are unity [1] . Furthermore its on-chip implementation is efficient because of its regular structure consisting of two basic building blocks, minimum external control and less complicated local timing is required and its change factors is reconfigurable with the addition of a scaling circuit and minimal changes to the filter timing. The CIC filter also removes quantization noise and prevents aliasing introduced during sampling rate decreasing. In this project, the design and implementation of CIC filters, its impulse responses are evaluated by using Matlab. Once the functionality of the filter is verified, the Verilog coding for the filter will be written, simulated and compared with the results from the MATLAB simulations. The chip implementation of the filter will follow. Section II presents overview of the CIC filter followed by section III which gives some results of the characteristics of the filters. Chip implementation of the filters is described in the last section.
II. An overview of CIC filters
A. CIC filters to perform the decimation process.
The purpose of the CIC filter is twofold; firstly to remove filtering noise which could be aliased back to the base band signals and secondly to convert high sample rate 1-bit data stream at the output of the Sigma-delta modulator an n-bit data stream with lower sample rate (where n is determined by the specifications of the filters). This process is also known as decimation which is essentially performing the averaging and a rate reduction functions simultaneously. Figure 1 shows the decimation process using the CIC filter (Block in the middle). 
B. CIC filters equation and block diagram
The building blocks of the CIC filter are the integrator (Fig. 2 ) and the comb filter ( Fig. 3 ).
For the integrator, its equation in the discrete-time domain and z-domain are:
Which is a simply single-pole IIR filter with a unity feedback coefficient and in other words a single integrator by itself is unstable.
The comb filters (another part of CIC filter) which does not require feedback for M (differential delay) = 1 is shown below:
Sampling rate reduction by the comb filter is given by fs/R where Fs is the high sampling rate and R is the decimation factor of the filter, the operation of the comb filter is: 
The transfer function after adding Comb and Integrator block and in N stage is given as:
The block diagram of one stage CIC filter is drawn as below:
Fig.4: One-stage CIC filtering Process
The gain of the CIC filter can be expressed as:
III. IMPLEMENTATION

A. Simulation
The structure of the CIC filter in figure 4 is inputted to Simulink toolbox as shown below: 
B. Impulse and Frequency Response
Overall filter transfer function of N-order CIC with gain involving can be expressed as : The word lengths of the filter stages must be no increasing. That is the word length of each filter stage. The number of bits of the first filter stage must be greater than or equal to the quantity Bmax. [5] . Bmax is achieved by followed equation:
(7) Where B is the number of bits of the input.
The number of output bit in last comb stage is achieved as below:
Bout bits are needed for each integrator and comb stage.
B. Chip design
For designing a CIC filter as a chip at FPGA, some pins are needed on it. A simple simulation of this chip has been showed in figure (10):
CLK: Clock master clock is input pin and become active by rising edge.
Din: Data input is input pin and also is B-bit wide filter input port.
ND: New Data is Active high and input pin. When this signal is asserted the data sample presented on the Din port is loaded in to the filter. This example of CIC filter chip is a basic example and the structure of its action has been considered as chart which has been shown as below:
Mention chart shows how pins of chip act together till Dout become ready in output port.
CIC decimation timing has been showed in below figure. In this figure new data sample has been considered to supply to the chip on every clock cycle.
Dout also become ready after passing some clock pulse interval depends on filter latency and R and after that next Dout become ready after R clock cycle. VI. CONCLUSION In this paper structure, block diagram and specification of CIC filter by using Matlab software has been proposed and also first step of chip implementation was described.
Although the objective of this paper has been written but further work about truncation or rounding which may be used for each stage still has not be done by this paper.
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